Component: DDS DAC Synth (AD9851) (Analog Output): Difference between revisions
Appearance
Created page with "{| style="width:50%" |- | width="20%" style="color:gray;" | Author | Matrix TSL |- | width="20%" style="color:gray;" | Version | 1.0 |- | width="20%" style="color:gray..." |
m Text replacement - "width="90%" style="background-color:#D8C9D8; color:#4B008D;"" to "width="90%" class="mtx-class-macrohead"" |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 26: | Line 26: | ||
===Initialise=== | ===Initialise=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" | | width="90%" class="mtx-class-macrohead" | '''Initialise''' | ||
|- | |- | ||
| colspan="2" | Sets up the pin connections to the module, ready for communications | | colspan="2" | Sets up the pin connections to the module, ready for communications | ||
| Line 40: | Line 40: | ||
===Reset=== | ===Reset=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" | | width="90%" class="mtx-class-macrohead" | '''Reset''' | ||
|- | |- | ||
| colspan="2" | Resets the DDS module | | colspan="2" | Resets the DDS module | ||
| Line 54: | Line 54: | ||
===SweepTone=== | ===SweepTone=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" | | width="90%" class="mtx-class-macrohead" | '''SweepTone''' | ||
|- | |- | ||
| colspan="2" | This function will generate Frequency Sweep signal | | colspan="2" | This function will generate Frequency Sweep signal | ||
| Line 88: | Line 88: | ||
===WriteFrequency=== | ===WriteFrequency=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" | | width="90%" class="mtx-class-macrohead" | '''WriteFrequency''' | ||
|- | |- | ||
| colspan="2" | This function will write the desired frequency into AD9851 and generate SINE WAVE The 6 x Clock multiplier is always enabled (assume that you are using 30 MHz clock) Frequency range: DC - 90 MHz (DC - 60 MHz in practice) | | colspan="2" | This function will write the desired frequency into AD9851 and generate SINE WAVE The 6 x Clock multiplier is always enabled (assume that you are using 30 MHz clock) Frequency range: DC - 90 MHz (DC - 60 MHz in practice) | ||
| Line 108: | Line 108: | ||
==Property reference== | ==Property reference== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-prop-icon.png]] | ||
| width="90%" | | width="90%" class="mtx-class-macrohead" | '''Properties''' | ||
|- | |- | ||
|- | |- | ||
Latest revision as of 14:23, 13 July 2026
| Author | Matrix TSL |
| Version | 1.0 |
| Category | Analog Output |
DDS DAC Synth (AD9851) component
Digitally programmable frequency synthesiser module.
Detailed description
No detailed description exists yet for this component
Examples
No additional examples
Macro reference
Initialise
| Initialise | |
| Sets up the pin connections to the module, ready for communications | |
| Return | |
Reset
| Reset | |
| Resets the DDS module | |
| Return | |
SweepTone
WriteFrequency
Property reference
| Properties | |
| Reset | |
| Data | |
| FQ_UD | |
| CLK | |
Component Source Code
Please click here to download the component source project: FC_Comp_Source_AD9851_DDS_DAC_Frequency_Synth.fcfx
Please click here to view the component source code (Beta): FC_Comp_Source_AD9851_DDS_DAC_Frequency_Synth.fcfx