Component: DDS DAC Synth (AD9851) (Analog Output): Difference between revisions
Created page with "{| style="width:50%" |- | width="20%" style="color:gray;" | Author | Matrix TSL |- | width="20%" style="color:gray;" | Version | 1.0 |- | width="20%" style="color:gray..." |
m Text replacement - "class="wikitable" style="width:60%; background-color:#FFFFFF;"" to "class="mtx-class-macrotable wikitable"" |
||
| Line 26: | Line 26: | ||
===Initialise=== | ===Initialise=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | | width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | ||
| Line 40: | Line 40: | ||
===Reset=== | ===Reset=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | | width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | ||
| Line 54: | Line 54: | ||
===SweepTone=== | ===SweepTone=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | | width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | ||
| Line 88: | Line 88: | ||
===WriteFrequency=== | ===WriteFrequency=== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | | width="10%" align="center" style="background-color:#D8C9D8;" align="center" | [[File:Fc9-comp-macro.png]] | ||
| Line 108: | Line 108: | ||
==Property reference== | ==Property reference== | ||
{| class="wikitable | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" style="background-color:#D8C9D8;" | [[File:Fc9-prop-icon.png]] | | width="10%" align="center" style="background-color:#D8C9D8;" | [[File:Fc9-prop-icon.png]] | ||
Revision as of 14:15, 13 July 2026
| Author | Matrix TSL |
| Version | 1.0 |
| Category | Analog Output |
DDS DAC Synth (AD9851) component
Digitally programmable frequency synthesiser module.
Detailed description
No detailed description exists yet for this component
Examples
No additional examples
Macro reference
Initialise
|
Initialise |
| Sets up the pin connections to the module, ready for communications | |
 - VOID
|
Return |
Reset
|
|
Reset |
| Resets the DDS module | |
| - VOID
|
Return |
SweepTone
|
|
SweepTone |
| This function will generate Frequency Sweep signal | |
 - ULONG
|
Frequency |
| Center frequency in Hz | |
| - ULONG
|
Deviation |
| Sweep deviation in Hz | |
 - LONG
|
Step |
| Step or Frequency Resolution in Hz + or - | |
 - UINT
|
Delay_us |
| Time in micro seconds between each step | |
| - VOID
|
Return |
WriteFrequency
|
|
WriteFrequency |
| This function will write the desired frequency into AD9851 and generate SINE WAVE The 6 x Clock multiplier is always enabled (assume that you are using 30 MHz clock) Frequency range: DC - 90 MHz (DC - 60 MHz in practice) | |
| - ULONG
|
Frequency |
| - VOID
|
Return |
Property reference
|
Properties |
|
Reset |
|
|
Data |
|
|
FQ_UD |
|
|
CLK |
Component Source Code
Please click here to download the component source project: FC_Comp_Source_AD9851_DDS_DAC_Frequency_Synth.fcfx
Please click here to view the component source code (Beta): FC_Comp_Source_AD9851_DDS_DAC_Frequency_Synth.fcfx